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CHAPTER 1 
 
 
 
 
INTRODUCTION 
 
 
 
 
System-on-Chip (SoC) testing using P1500 induces large area overhead 
coming from additional bus of test access mechanism and test wrapper. Each core in 
the System-on-Chip (SoC) is equipped with Design-For-Testability (DFT) like scan 
technique. To reduce the area overhead, some research on testing System-on-Chip 
(SoC) using existing functional buses have been done. However, the Design-For-
Testability (DFT) for each core is still scan design [1]. In this project, a new testing 
method is proposed. This testing method is using existing functional buses, which is 
same as previous work but Design-For-Testability (DFT) is introduced to each core 
before synthesis of the core. In other words, the Design-For-Testability (DFT) is 
introduced at high level. In this project, case study using a simple System-on-Chip 
(SoC) consisting of a processor and a Greatest Common Divisor (GCD) core will be 
done by comparing the area of the System-on-Chip (SoC) augmented with P1500 & 
full scan and that of the System-on-Chip (SoC) augmented with high-level design-
for-testability. 
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1.1 Background 
 
 
The increasing of standard DFT overhead in SoC design stimulates new research 
on DFT in order to reduce the overhead of the DFT design in SoC. This project 
involves GCD design with P1500 and alternative high-level DFT. 
 
 
 
   
1.2 Objective 
 
 
 The goal of this project is to compare two systems: SoC with P1500 wrapper 
& full scan and SoC with Adhoc High Level DFT in term of testing time and number 
of gates. Greatest Common Divisor (GCD) is used as the case study. To achieve the 
goal, the following objective are set. 
 
 
o To design a SoC system with P1500 wrapper & full scan. 
o To design a SoC system with Adhoc High Level DFT. 
o To Implement both systems in Altera DE2-70 board. 
o To make comparison between two systems in term of number of gates and 
testing clock cycle. 
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1.3 Project Environment 
 
 
 This project was implemented in hardware manner.  
 
o Hardware: 
o Altera DE2-70 Board 
 
o Software/Tools: 
o Altera Quartus II 9.0 Web Edition 
 
 
 Scope of the project includes: 
 
i. Implemention of  High-Level DFT on GCD. 
ii. Write a test program that reads the test vectors from memory. 
iii. Write a test program that compares the test responses with the 
expected test response in the memory. 
iv. Design a test wrapper for GCD with scan-flops. 
v. Compare the testing time and area between the conventional full scan 
method and the proposed high-level DFT method. 
 
 
 
 
1.4 The Organization of Thesis 
 
 
 Chapter 1 briefs the introduction of SoC DFT design challenges, application 
background overview, purpose of thesis and project objectives and development 
environment.    
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Chapter 2 covers P1500 system overview including the building blocks of the 
P1500 system. 
 
 
Chapter 3 discusses the design methodology using RTL coding.  
 
 
Chapter 4 describes two actual SoC systems developed, covering components 
and sub-blocks on the system. 
 
 
Chapter 5 covers the simulation of the system, the experimental results and 
results analysis.  
 
 
Finally in Chapter 6, conclusions are made for the project based on the system. 
Future works are discussed too. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
